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Abstract
GaAs-on-silicon epitaxy techniques as well as wafer bonding GaAs to Si, have been developed to
overcome lattice mismatch in order to integrate optoelectronic and Si devices. However, the ther-
mal expansion differences between these materials continues to be a limitation in using either of
these approaches. After recognizing that Si devices, such as MOSFETs, are intrinsically thin and
relatively strain tolerant, while optoelectronic devices, such as LEDs and lasers, are thick and very
strain sensitive, this research was based on developing a better approach which involved bonding
thin Si layers to thick GaAs substrates with various dielectric layers as the interface, to produce
silicon-on-gallium arsenide (SonG) wafers. Such wafers are suitable for the fabrication of Si SOI-
CMOS electronics and the subsequent monolithic integration of high performance optoelectronic
devices. Future goals for this work include bonding fully processed SOI-CMOS wafers to the
GaAs, rather than silicon wafers containing no electronics. With the successful development of
SonG techniques for monolithic integration, it will be possible to use full-wafer and batch pro-
cessing techniques for the production of sophisticated economically viable optoelectronic inte-
grated circuits.
Thesis Supervisor: Clifton G. Fonstad, Jr.
Title: Professor of Electrical Engineering
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I
Silicon-on-GaAs wafer:
A cross-sectional transmission electron microscope image of a thin layer of single-crystal-
line silicon bonded to a GaAs substrate through several dielectric layers.
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1Introduction
1.1 Motivation
As electronic technology becomes faster and denser, electrical interconnects (wires) have begun to limit
the performance of the systems that depend on them. In a very large scale integrated circuit (VLSI) for
example, as transistors are being scaled down the relative size of the wires becomes much more significant
in the circuit and these circuits are limited by the speed at which they transmit signals over these wires. In
order to alleviate this problem, optical interconnects are being considered as an alternative. They have
many advantages over electrical interconnects. Optical interconnects can greatly reduce the electromag-
netic interference problems because of reduced cross coupling, they support higher speeds of operation
with lower drive requirements, have reduced cost and reduced power dissipation, require less space, and
minimize weight because optical fibers are much lighter and thinner than electrical cabling. Optical inter-
connects are also easier to layout and route than electrical wires.
In order to implement optical interconnects, optoelectronic integrated circuits (OEICs) must be cre-
ated. OEICs depend on the integration of both electrical devices, such as transistors, which are typically
fabricated in silicon (Si) and optical devices which are fabricated in compound semiconductors, such as
gallium arsenide (GaAs). Si is the dominant material used in microprocessors and memory due to its abil-
ity to reduce static power dissipation through CMOS (complementary metal-oxide-semiconductor) and its
inherent ability to form a stable oxide. Oxides are necessary to isolate individual devices in order to yield
higher performance. But, due to the indirect bandgap of silicon, this material is not capable of emitting
light efficiently. Most compound semiconductors, on the other hand, can be used to make light-emitting
17
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Figure 1.1: SIMOX (Separation by IMplantation of OXygen) wafer cross-sectional view.
diodes (LEDs) and lasers (light amplification by stimulated emission of radiation) as well as photodetec-
tors. Engineers have been trying to develop, for some time, the technology that would support the mono-
lithic integration of these two types of semiconductors, yet, to no avail. A new technology has been
proposed by MIT researchers which would combine silicon and gallium arsenide devices by wafer bonding
the substrates. Two technologies which could support this integration, which have been studied at MIT, are
silicon-on-insulator (SOI) CMOS technology and epitaxy-on-electronics (EoE).
1.2 Silicon-On-Insulator Technology
SOI is a method of fabricating CMOS transistors in a thin layer of silicon, which is separated from the sil-
icon substrate by an insulating layer of a silicon dioxide, which was implanted into the substrate. This Si0 2
is often referred to as the buried oxide (BOX) layer. SIMOX (Separation by IMplantation of OXygen)
wafers are used as the initial substrates for most SOI technology. Figure 1.1 is a schematic cross-section of
a typical SIMOX wafer.
The novelty behind the SIMOX technique is that even after an implantation through the silicon, single-
crystalline films can be maintained. Yet, this is a very sensitive process which requires all the parameters,
such as implantation dose, annealing temperature and annealing time, to be closely monitored in order to
obtain a continuous Si0 2 layer separating the silicon substrate from a usable silicon film.
It is necessary to have doses of oxygen in the 1.8 x 1018 cm 3 regime [1] which is over 100 times what
is typically required for dopant impurity implantation. If the implantation temperature is below 500 "C, the
Si film will become amorphous. If the temperature exceeds 700 "C, Si0 2 precipitates form in the silicon
overlayer. Thus, implantation around 600 'C is commonly employed, which results in some disorder in the
crystalline silicon [2]. Once the oxygen ion implantation has been completed, it is necessary to perform a
ili i l t r Technology 18
1.2 Silicon-On-Insulator Technology 
19
Figure 1.2: Cross-sectional view of a SOI integrated circuit.
[3]
thermal anneal. Any residual oxide precipitates in the silicon film are moved to the buried oxide barrier. 6-
hour anneals at 1300 *C are the current standard [41 used to achieve a single-crystalline top layer.
The SOI process has become important because it is able to significantly reduce stray capacitances
affecting any devices fabricated in the silicon film. In additional to the elimination of latch-up, the destruc-
tive phenomena where the power supply is directly coupled to ground, SOI devices are not subject to the
body-effect which can be very significant in MOS fabricated in bulk Si [5]. The body-effect which is
observed whenever a source-to-substrate voltage exists, directly impacts the threshold voltage of the
device. This helps explain why this technology leads to higher performance devices.
Figure 1.2 is a cross-sectional view of a silicon-on-insulator integrated circuit fabricated at IBM. The
BOX layer can easily be seen separating the bulk silicon substrate from a thin silicon film. The size of the
metal wires relative to the size of the transistors is also significant. This further asserts that as the dimen-
sions of the devices continues to decrease, the size of the electrical interconnects will become more signif-
icant in the circuit. The wires cannot be scaled arbitrarily small. This can be understood by considering that
the thinner the wirers, the higher the resistance, which will decrease the speed of the propagating signal.
19i i l t r Technology
1.3 Epitaxy-on-Electronics Technology 
20
Because the speed of an integrated circuit is a paramount concern during design, determining the best size
of the wires becomes a trade-off game between the speed and the density. The use of optical interconnects
would alleviate many of these concerns.
1.3 Epitaxy-on-Electronics Technology
Epitaxy-on-electronics or EoE [6,7,8] is a technology which takes a fully processed integrated circuit, con-
taining transistors, such as metal-semiconductor field effect transistors (MESFETs), and metal-semicon-
ductor-metal (MSM) photodetectors, for example, fabricated on a gallium arsenide substrate. Layers of
interconnect metal and insulating dielectrics are then deposited and patterned. A fairly planar overcoat of
material, which is typically around 6.5 ptm thick, results. A window is etched through the dielectric overlay
material of the integrated circuit so that the underlying gallium arsenide substrate is exposed. An illustra-
tion of this step is shown in Figure 1.3 (a).
This window allows an engineer to grow an optical device to the same height as the surrounding
dielectric overlay material using epitaxy techniques such as molecular beam epitaxy (MBE). The regions
where the gallium arsenide substrate is exposed will promote the growth of crystalline material in order to
make an LED or a laser, for example. Over the dielectric material, polycrystalline material will be formed;
see Figure 1.3 (b).
The polycrystalline material can be easily removed. The end result will be an optical device that is at
the same height as the surface of the dielectric overlay of the integrated circuit. This planarization is an
important aspect because it will provide protection to the optical device and promote ease of subsequent
integration of the circuit, as well as packaging. This is illustrated in Figure 1.3 (c).
EoE has been perfected using electrical devices made in gallium arsenide. Yet, in order for industry to
be able to apply this technique to memory and microprocessors technology, electrical devices from silicon
must be used instead.
1.4 Overview of Thesis
The objective of this thesis was to develop the technology that would support the integration of silicon-on-
insulator and epitaxy-on-electronics techniques through wafer bonding in order to create an optoelectronic
integrated circuit. This thesis will discuss the steps taken in order to achieve a bond between gallium ars-
it - - le tr i  Technology 20
211.4 Overview of Thesis
Dielectric Growth Window Dielectric Overlay
MSM Photodetectors
MESFET's
(a)
Polycrystalline
MESFET's
MSM Photodetectors
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Figure 1.3: Epitaxy-on-Electronics (EoE) technique.
(a) Window is etched out of dielectric overlay material in order to expose the underlying GaAs substrate. (b)Epitaxy
techniques will create crystalline material wherever the GaAs substrate is exposed. Deposition over dielectric mate-
rial results in polycrystalline material. (c) By removing all polycrystalline material, a planar circuit can be created.
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Figure 1.4: Cross-sectional view of Si-on-GaAs (SonG) optoelectronic integrated circuit (OEIC).
enide and silicon which would be strong enough to tolerate subsequent processing. Due to material differ-
ences of the semiconductors, in order to support subsequent processing, such as high temperature anneals,
it would be necessary that one of the wafers be significantly thinner. Based on the inherent structure of the
desired devices in the OEIC, having a thin layer of silicon as opposed to a thin layer of GaAs is a better
choice. These material differences will be discussed. A wafer consisting of a thin layer of silicon bonded to
a bulk thickness GaAs wafer through several dielectric layers will be referred to as a silicon-on-gallium
arsenide or SonG wafer.
Once the technique to bond plain wafers together has been established, it will be possible to bond fully
processed wafers together which will help facilitate the creation of an OEIC.
Using the same techniques developed to bond a SIMOX wafer, containing no electronics, to a GaAs
substrate, a planarized SOI-CMOS wafer could be bonded to a GaAs wafer. Electrical devices, such as
CMOS transistors, could be fabricated in the thin silicon layer of a SIMOX wafer using conventional fabri-
cation techniques. An electrical integrated circuit could be created by using electrical wiring to connect the
individual components. After the circuit was demonstrated to be functional, dielectric material could be
22 of Thesis
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deposited and the wafer could be subsequently planarized. This wafer could then be treated as a plain
SIMOX wafer and bonded to GaAs.
Thinning techniques used to remove the bulk of the SIMOX substrate in order to get thin layers of sili-
con on gallium arsenide will be addressed in this thesis. These same techniques could be used to remove
the bulk substrate from the fully-processed SOI-CMOS wafer.
Using the EoE technique, windows could then be etched through the thin silicon layer and interface
oxide layers in order to expose the underlying gallium arsenide substrate. Optical devices could be grown
up to the same level as the surrounding silicon devices. Once the optical device has been integrated with
the electrical devices, an optoelectronic integrated circuit will have been created. A cross-sectional sche-
matic of a Si-on-GaAs OEIC is shown in Figure 1.4.
The developed procedure, results as well as accomplishments for this work will be presented.
23 of Thesis
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2Background
2.1 Integration is Difficult
In order to create an OEIC, it is necessary to combine different semiconductors together. Whenever the
need arises to integrate different materials, a great deal of thought must be spent considering the different
properties of the materials. Depending upon the conditions under which the integrated materials will oper-
ate and the conditions to which the integrated material will be subjected, such as during processing, differ-
ent integration techniques can be selected.
This project was concerned with how to integrate GaAs and Si in order to make an optoelectronic inte-
grate circuit. Historically, the key technology for integrating GaAs and Si has been heteroepitaxial growth.
Heteroepitaxial growth is a technique where one material is selected as the substrate and the other material
is grown on top of it. Yet, there are several problems which have led to the need for other technologies.
First, heteroepitaxial growth suffers from large lattice mismatches, 4.0% between GaAs and Si, for exam-
ple. This can be explained because the grown material assumes the same lattice dimensions as the sub-
strate. Because this is not the "normal" lattice constant, the grown film will be under stress. Such a large
mismatch causes a high density of threading dislocations. If the grown material is GaAs, it will have lim-
ited use as a laser, for example, because there will be over 5 x 106 cm-2 threading dislocations, which is
1000 times higher than what can be tolerated for reliable lasers.
The second main issue in trying to integrate GaAs and Si through heteroepitaxial growth for an opto-
electronic integrated circuit is the growth temperatures. The type of devices which are grown must be
restricted to temperatures below 475 C. This is because the interconnection metals, such as Al (alumi-
25
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num), which is a fundamental component of electronics in the circuit, will be degraded when exposed to
temperatures higher than 475 C.
Yet, the most serious and fundamental constraint is the large difference in the thermal expansion coef-
ficients of the silicon and gallium arsenide. During heteroepitaxial growth, when the materials would be
exposed to high temperatures, the thermal expansion difference of the materials would lead to a large resid-
ual thermal stress [9]. This would degrade the performance of any device. As a consequence of these
issues, hydophilic bonding has become a very appealing alternative to achieve this integration.
2.2 Si-on-GaAs
The traditional integration approach has been to bond thin layers of GaAs onto a thick layer of Si material
(GaAs-on-Si) [10,11,12]. However, the results of this research have not been very successful. There are
several reasons why it is more desirable to obtain thin layers of Si on GaAs (Si-on-GaAs). Si has a much
higher mechanical strength than GaAs. Thus, thinned silicon is more capable of tolerating extensive and
demanding processing procedures than a thinned GaAs layer. The thermal expansion coefficient of Si (2.6
x 10-6 /deg C) is much lower than that of GaAs (6.86 x 10-6 /deg C). If the wafer pair bonds during an
anneal, the gallium arsenide wafer will expand much more than the silicon wafer. In an effort to maintain a
fully-contacted interface, the gallium arsenide will bow around the silicon. This will create a great deal of
stress. The silicon is much more capable of absorbing this stress than the GaAs wafer. A thinner silicon
layer will be better able to deform to the surface of the gallium arsenide. Moreover, optoelectronic devices
are intrinsically taller than Si electronics. Being thick they cannot withstand the stress they could experi-
ence on a silicon substrate. Finally, by growing an optical device through a bonded Si film, it will be easier
to achieve a planar circuit which will help with subsequent fabrication and packaging. Thus, the integration
of thin Si on a thick GaAs substrate has the potential to circumvent the previously insurmountable road-
blocks.
2.3 Understanding Bonds
Within nature there are different mechanisms that support bonding between ions and bonding between
atoms. Ions are defined as atoms or groups of atoms that maintain a positive or negative charge as a result
of having lost or gained one or more electrons. Ionic bonds are created when an electrostatic attraction
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exists between oppositely charged ions. This attraction causes electrons to be transferred from Group I or
Group II of the Periodic Table, which consists of positively charged ions, to Group VI or Group VII, which
consists of negatively charged ions. When the reaction occurs, electrons are transferred between the ions
until the outer electron shells of the resulting ions are identical to those of a noble gas.
Covalent bonds are formed when a pair of electrons is shared between two atoms. In this type of bond,
each atom contributes one electron to the shared pair. This shared pair helps to fill the outermost shell of
both atoms. This is the strongest type of bond.
When a highly electronegative element, such as nitrogen, oxygen, or fluorine, bonds to a hydrogen
atom, the electrons in the covalent bond which is formed are drawn much more strongly toward the elec-
tronegative atom. This creates a hydrogen atom with its electron being pulled away from it by the more
electronegative atom. This results in exceptionally polar molecules with stronger intermolecular forces
than usual. This resulting bond is often referred to as a hydrogen bond. The hydrogen bond is a weak bond
compared to both covalent and ionic bonds. Generally it is considered to be one or two orders of magnitude
weaker than typical covalent bonds [13].
Another type of bond which has approximately the same strength as a hydrogen bond is called the Van
der Waal force. It turns out that the molecules which are hydrogen-bonded are also attracted by Van der
Waals forces.
Van der Waal forces are weak cohesive forces between non-polar molecules. These bonds arise due to
the continual motion of the electrons in a molecule. At any particular moment, the electron charge cloud
around the molecule will not be perfectly symmetrical. This creates a more negative charge on one side of
the molecule than on the other. Thus, an instantaneous electric dipole is created. This dipole will induce
dipoles in neighboring molecules. If the positive end of the original dipole is pointing towards a neighbor-
ing molecule, then the induced dipole will have its negative end pointing towards the positive of the origi-
nal dipole. In this way, weak original dipole-induced dipole attractions exist between molecules.
These induced dipoles will continually change as a result of the electron motion in a molecule. Yet, the
force between the original dipole and the induced dipole is always an attractive force. Consequently, even
though the average dipole of every molecule over a period of time is zero, the resultant forces between
molecules at any instant is not zero. [14, 15, 16]
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Figure 2.1: Plot of surface energy vs. annealing temperature.
Surface energy of bonded hydrophilic and hydrophobic silicon wafers as a function of annealing temperature. [13]
2.4 Hydrophilic Bonds
Although they are at most one-tenth the strength of covalent and ionic bonds, it is the hydrogen and the
Van der Waal forces which are critical to achieve initial room-temperature bonds. This can be explained
because these forces support hydrophilic bonds. The term hydrophilic refers to having a strong affinity for
water. Water (H20) is a polar molecule. It has a weak, partial negative charge at the oxygen atom and a par-
tial positive charge at the hydrogen atoms. When water molecules are close together, the positive regions of
the hydrogen are attracted to the opposite negative charged regions of the oxygen in nearby molecules and
vice-versa. Although hydrogen forms one bond, a hydrogen bond, with the oxygen atom in the water mol-
ecule, it still maintains an attraction to oxygen atoms in neighboring molecules. However, when many
bonds are formed within the same molecule as well as between different molecules, the resulting union can
be sufficiently strong and quite stable.
28.  r ilic Bonds
2.4 Hydrophilic Bonds 
29
The term hydrophobic refers to lacking an affinity toward water. Hydrophobic bonds, such as Si-H, are
non-polar.
Hydrophilic bonds on silicon can be defined as Si-O-H. These bonds are polar. Hydrophilic bonds on
silicon could be obtained in several ways. The silicon surface could be exposed to a solution containing
both oxygen and hydrogen such as through a piranha clean (H2 SO 4 :H 2 02), Table A. 1, or an RCA clean
(H 20:H 2 0 2 :HCl), Table A.2. If a SiO2 surface existed on the Si substrate, an HF dip would be sufficient to
generate a hydrophilic surface. Hydrophilic bonds are more desirable than hydrophobic bonds due to their
strength at lower temperatures, as shown in Figure 2.1. Hydrophilic bonds are more active than hydropho-
bic bonds at lower energy levels. This leads to stronger initial bonds at room-temperature. Without initial
hydrophilic bonds, the wafers being bonded could not tolerate an annealing process.
The hydrophilic bonds will be the backbone technology to support the integration of silicon and gal-
lium arsenide in order to fabricate optoelectronic integrated circuits.
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3Procedure
3.1 Overview of Procedure
Creating a strong bond between two different semiconductors is not a matter of simply pushing the sub-
strates together. Rather, it is a rigorous procedure which requires a lot of studying, experience, and
patience. Dielectrics are often used in order to facilitate this bond. But, it is important to understand the
properties of the dielectrics, so that the correct glass can be selected. The deposited glass will need to be
planarized before bonding. Chemical-mechanical planarization (CMP) can be used for this purpose. How-
ever, obtaining uniform films using CMP equipment is almost an art. Figuring out the correct parameters
often requires a significant amount of work.
Once the wafers are properly prepared, they can be bonded. But, this first bond will not be strong
enough to tolerate subsequent processing. Therefore, the wafer pair will need to be annealed in order to
increase this bond strength. But, the temperature to which the wafers can be exposed is limited by their
expansion coefficients. If one of the wafers is thinned, the annealing temperature could be increased sub-
stantially. After what temperature one of the wafers should be thinned and how the wafer should be thinned
will need to be determined as well. All of these issues will be addressed in this chapter.
3.2 Dielectric Deposition
Dielectrics are a very important aspect of microelectronic device fabrication and perform many functions.
Dielectric films are used for isolation barriers between individual devices in order to reduce stray capaci-
tances. These films are also used as a gate insulation layer in MOSFETs (metal-oxide-semiconductor field
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effect transistors) where the insulator layer is explicitly SiO2. MOSFETs are the backbone technology
behind CMOS VLSI electronics.
Moreover, dielectrics are a very important aspect of wafer bonding. Dielectrics can be used to passi-
vate as well as planarize. This was exploited in the dielectric overlay material in the EoE technique. Pas-
sivation is the process where a film is grown on the surface of a semiconductor in order to provide
electronic stabilization of the surface and to chemically protect it from contaminants in the environment.
Chemical passivation requires a material that inhibits the diffusion of oxygen, water, or other species to the
surface of the underlying semiconductor [17]. Planarization is the process where a dielectric is used to
make the surface of the wafer flat and smooth. It is essential to have the wafers be flat and smooth in order
to achieve bonding.
BPSG (borophosphosilicate glass) is essentially Si0 2 with B (boron) and P (phosphorus) introduced
during the deposition. This glass is typically used as a premetal dielectric. BPSG has lower intrinsic stress,
lower melting temperatures, and better dielectric properties than Si0 2 alone [17]. BPSG is able to fill high
aspect ratio gaps on the surface of the wafer while achieving global planarization due to its ability to reflow
which occurs in the 700 C regime. The exact temperature depends upon the relative P and B content [18].
Having a low flow temperature is necessary to minimize dopant migration in VLSI devices [17].
Secondary ion mass spectrometer (SIMS) data indicates that B and P from the BPSG can diffuse easily
at low temperatures [19]. This diffusion mechanism helps BPSG form strong bonds at the bonding inter-
face during an anneal. Yet, it also promotes B and P atoms to diffuse into the electronic devices of the sili-
con, if a diffusion barrier does not exist, which can adversely affect the performance of the devices. Thus,
it is necessary to provide a diffusion barrier to the BPSG on the silicon wafer.
Therefore, for this experiment, after the wafers had been subjected to an RCA clean, Table A.2, a ther-
mal oxide was grown to act as a diffusion barrier. 1500 A of thermal oxide was grown at 1100 C on a 4
inch diameter single-crystalline, 525 ptm thick silicon (100) substrate. This process was followed by the
deposition of approximately 5000 A of BPSG (borophosphosilicate glass) at 400 *C as well as a densifica-
tion at 925 C for half of an hour.
670 pm thick, 4 inch single-crystalline GaAs (100) wafers were supplied by Vitesse Semiconductor
Corporation. These wafers had a 200 A nitride layer deposited followed by 3500 A of SiO2 using a
PECVD system. The oxide had been subsequently densified at 700 C for half of an hour.
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3.3 Chemical Mechanical Planarization
Planarization has become an important element of the integrated circuit fabrication process. As the dimen-
sions of devices continue to decrease, the ability to planarize the dielectric and metal interconnect layers
will become increasingly important. Because of its role in helping to achieve planar surfaces of dielectrics
and metal films, chemical mechanical planarization (CMP) has been the focus of ongoing studies for the
past few years. Yet, due to the large number of variables associated with CMP, such as the science of the
pads, slurry chemistry, and post-CMP cleaning, understanding how the process works is a substantial chal-
lenge.
The key to planarization is that higher regions polish much faster than lower regions. Variations in the
thickness of the top dielectric layers of wafers can be attributed to several unintentional factors, such as
non-uniform deposition rates of oxides as well as glass-flow during high temperature anneals. Of course,
there are circumstances when it is necessary to planarize a wafer with intentional protruding features. In
this instance, it is desirable to remove the elevated features before removing material off the substrate.
Even assuming an initially planar wafer, several factors can contribute to a substantially non-uniform
removal rate by CMP. Examples include inadequate slurry transport across the wafer, non-uniform pres-
sure distribution by the wafer holder, and inadequate wafer mounting.
CMP is a very sophisticated process. A small variation in the process can drastically affect the results.
For example, if the head is not aligned correctly, if the back pressure is too high, or if the pad becomes too
worn down, the removal rate and uniformity will not be constant. Before each good batch of wafers, it is
necessary to calibrate the system with dummy wafers until the desired results are observed. Moreover,
even once the system is correctly calibrated, it must be continually monitored to maintain the correct
parameters.
An example task which is often recommended to maintain the correct parameters is conditioning the
pad in between each wafer polish. As a pad ages the polish rate decreases due to deformation of the pad
surface. Reconditioning techniques serve to stabilize the polish rate [20]. However, conditioning tech-
niques are time-consuming and often lead to increases in particle levels.
It is equally paramount that no slurry dry on the surface of the wafer. When the slurry dries, chemical
bonds are formed between the particulates in the slurry and the wafer surface. The slurry behaves like
cement and becomes very difficult to remove. This will contradict the entire purpose of CMP. In order to
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prevent this, it is crucial that once CMP is completed, the wafer is continually submersed in deionized
water. This will prevent the slurry from solidifying on the surface, until the appropriate megasonic clean-
ing, which is used to remove thin organic films, ionic impurities, and particulates from the surface of the
substrate, and drying cycle can be performed.
Slurry is a compound which is used to microscopically polish the surface of the wafer. Slurries provide
chemical action through solution chemistry and mechanical action through abrasives [21]. A slurry is a liq-
uid carrier with a suspended abrasive component such as aluminum oxide or silica. Depending upon the
material in need of a CMP and the desired removal rate, there are many different types of slurries available.
The slurry used in this process, to planarize oxides, was provided by Cabot Corporation. The content of the
slurry is listed in Table 3.1.
Each constituent in the slurry has a well defined roll in the removal process. The fumed silica is the
abrasive which provides the mechanical force behind the material removal. Both ceria and silica abrasives
are often found in slurries. The polish rate of the ceria is higher than precipitated silica which is higher than
fumed silica. As a consequence, the planarization selectivity is lower for ceria than for silica [22]. Thus, to
remove a very planar thin layer, selective, fumed silica is a better choice.
The glass polishing rate has been observed to increase with the pH of the slurry [23]. Thus, potassium
hydroxide (KOH) is often added to adjust the pH level. The higher the KOH concentration, the higher the
removal rate. A small amount of KOH was present in the slurry used.
Water is also an important element of the polishing mechanism because it provides the chemical com-
ponent of the polish. During polishing, water entry into the oxide surface has the effect of softening the
Slurry Content Weight %
silica, amorphous, fumed, crystalline-free (SiO 2) 12.5-25
potassium hydroxide (KOH) <1
Deionized water (H 20) 75-87
Table 3.1: Chemical mechanical planarization (CMP) slurry content by weight percent.
This slurry was used for the process.
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glass surface. Water entry into the oxide surface weakens the glass network by breaking Si-O bonds. As a
consequence, the hardness of the glass surface is reduced [24]. This enables the glass to be removed more
easily and more uniformly.
Planarizing by CMP is a very important aspect of wafer bonding. A flatter wafer is more likely to bond
than a wafer with hillocks. Moreover, in addition to planarizing substrates, CMP is able to remove particu-
lates in the top layer of the wafer which became embedded in the films during processing. This is impor-
tant because any particulates on the surface of the wafer will prevent a bond from forming in that area and
weaken the surrounding bonded area. Also, any particulates embedded in the top layer of the film could
migrate toward the interface during an anneal. This could also weaken or prevent a bond in that area.
The bonding interfaces of both the SIMOX and the gallium arsenide wafers were subjected to a CMP
treatment in order to planarize the bonded wafers and to remove all particulates which could have inter-
fered with the bonding process. Several hundred angstroms of material were removed by CMP from both
wafers.
3.4 Wafer Bonding
Wafer bonding is the process of bonding two whole wafers together. This general term can apply to two
wafers which are composed of the same material or of different materials. The wafers can be directly
bonded together or can have various dielectric or metal layers at the interface. In this research, the interest
is to bond two dissimilar semiconductor materials with various glass layers as the interface.
After each wafer had been subjected to CMP, the wafers were cleaned and spun dry. Then the desired
bonding interfaces were brought into contact as quickly as possible in order to avoid any particulates land-
ing on either surface. Any particulates on the surface would have prevented the wafers from achieving a
fully contacted room-temperature bond. This bonding process is illustrated in Figure 3.1.
The wafers were then pushed together by applying a force in order to obtain a room-temperature
hydrophilic bond. The wafers were inspected under an IR (infrared) interferometer which showed if inter-
ference fringes existed. If the interferometer indicated that regions were not bonded on the wafers, pressure
could be directly applied to the relevant areas until intimate contact was obtained. A cross-sectional view
of the SIMOX wafer bonded to the GaAs wafer is shown in Figure 3.2.
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Figure 3.1: Cross-sectional view of the SIMOX wafer and the GaAs wafer before bonding.
Si0 2 - 200nm
S'02- 150am
Si - 550pm
Si - 200am
S-N4 ~ 20nm
Figure 3.2: Cross-sectional view of initial hydronhilic room-temperature bond.
3.5 Pre-Annealing
Although an initial room-temperature bond is strong enough to permit handling of the wafers, this hydro-
philic bond is not strong enough to tolerate all the required subsequent processing. Therefore, after the ini-
tial room-temperature bond had been formed, it was necessary to anneal the wafers in order for the oxide
layers to fuse together and generate stronger, more permanent bonds. The wafers had been subjected to dif-
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ferent annealing cycles involving different temperature ranges and heating times, in order to determine the
optimum conditions. The wafers were placed into and removed from the furnace manually at a very slow
rate in order to avoid thermal shock. Further, the furnace was ramped down to minimum temperatures dur-
ing the loading and unloading of the wafers from the furnace. The temperature was slowly ramped up to
the temperature of interest during the anneal. Similarly, once the high temperature anneal of the wafers was
completed, the temperature in the furnace was slowly ramped down before the wafers were removed.
All wafer anneals took place in a furnace with a nitrogen gas flow.
3.6 Thinning
In order to overcome the issues associated with the thermal expansion coefficient difference of the two
semiconductor materials, one of the wafers would need to be substantially thinner. This would allow the
wafer pair to tolerate an anneal which would be required to increase the bond strength. Obtaining a layer
thin enough to tolerate such an anneal became a substantial challenge.
Due to several material properties and features of the desired devices in the OEIC, silicon became the
more suitable wafer to thin. It was determined that in addition to the advantages provided by the BOX layer
in the SIMOX wafer, such as higher performance devices, the BOX layer could also be used as an etch stop
for the SIMOX substrate. This would provide a way to bond a well-specified thickness of silicon to the
GaAs substrate.
Once a strong bond was formed, the bulk of the SIMOX wafer was thinned down to thicknesses in the
tens of microns regime. A solution consisting of nitric (HNO 3), acetic (CH 3 COOH), and hydrofluoric (HF)
acid was used in a jet etch to remove the majority of the bulk of the SIMOX substrate. This etching solu-
tion was not used to etch the entire bulk because it was not very selective between the silicon and silicon
dioxide. As a consequence, it would have etched through the BOX etch stop layer, which was very thin,
without much difficulty. The thickness of the silicon removed from the jet etch was determined using a
FTIR (fourier transfer interferometer). The bonded pair at this stage is shown in Figure 3.3.
The remainder of the silicon bulk of the SIMOX wafer was removed with TMAH (tetramethyl ammo-
nium hydroxide) [25]. TMAH is an etchant which is fully IC-compatible, nontoxic, and is very selective
between silicon and silicon dioxide. The etch rate of thermally oxidized SiO2 is almost four orders of mag-
nitude lower than that for (100) plane in Si [24]. Up until recently, the most commonly used wet etchant for
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Figure 3.3: Bulk of SIMOX wafer has been thinned.
After sufficiently strong bonds have been created through annealing step, and the bulk of the SIMOX has been
removed.
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Figure 3.4: Remaining silicon bulk removed using TMAH.
silicon was KOH (potassium hydroxide). Yet, compatibility with CMOS processes became an issue due to
the mobile ion (K-) contamination [26]. Furthermore, TMAH does not etch GaAs. Thus, the bonded wafer
pair could be placed in a bath of TMAH and only the exposed silicon surface would be etched. Figure 3.4
depicts the wafer pair after the TMAH etch.
When TMAH is used as an etchant it is typically heated to around 70 "C. The etch rate at this tempera-
ture is about 15 gm/hr. If the temperature is increased to 80 C, this etch rate will increase to around 23
gm/hr [26].
It would not have been practical to use TMAH to etch the entire substrate of the SIMOX wafer after it
had been bonded to GaAs. Because of the slow etch rate it would have required too much time. Yet, more
importantly, as an etchant removes material from the substrate, the species which is removed from the
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Figure 3.5: BOX layer of SIMOX wafer was etched using BOE.
wafer is absorbed into the etchant. The more material which is removed, the more saturated the etchant
becomes. Eventually, the material would start to redeposit on the surface of the substrate. This would cause
the etch to be extremely non-uniform and would continually contaminate the most recently etched surface
with particulates. Removing an entire substrate in this manner was not very practical. Moreover, TMAH
would have etched the edges of the wafer which would have made the silicon film more susceptible to
damage during handling and subsequent processing.
Once the TMAH was used to expose the implanted silicon dioxide layer, the BOX could be removed
with BOE (buffered oxide etch) which selectively etches silicon dioxide but not silicon. Also, BOE does
not etch GaAs. Therefore, once again, the bonded wafer pair could be placed in a bath of BOE and only the
material desired to be removed would be susceptible. Figure 3.5 shows the completed Si-on-GaAs (SonG)
wafer ready for SOI processing of Si electronics and EoE integration of GaAs-based optoelectronic
devices.
3.7 Post Annealing
Once the bulk substrate of the SIMOX had been removed, only a very thin layer of Si remained bonded to
the GaAs wafer. This thin film was able to tolerate much higher temperatures than the full thickness wafer
while remaining bonded. Further, the higher temperatures was able to increase the bond strength by caus-
ing the dielectric layers to strongly fuse together. The objective of this step was to further increase the
strength of the bond and to expose the bond to temperatures which would be necessary to grow optical
devices as well as for CMOS processing, if desired.
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As the temperature of the anneal is increased, the GaAs crystal at the surface of the substrate will begin
to break down. At a certain temperature, such as 600 'C, the arsenic starts to desorb from the substrate. The
arsenic evaporates into the ambient gas flow, and travels until it reaches the tube wall where it will con-
dense due to the temperature gradient. Puddles of gallium will be left behind which will condense on the
back of the wafer and the boat surface in the furnace. This can be circumvented if an arsenic overpressure
is present or the wafer is encapsulated with a dielectric film, such as silicon nitride (SiNx). A couple thou-
sand angstrom encapsulation layer is sufficient to prevent the arsenic from desorbing from the substrate.
Silicon nitride was deposited on the back of several GaAs wafers before bonding.
4Results
4.1 Bonding Achieved
GaAs has been successfully bonded to silicon, as is shown in Figure 4.1 (a). The image was taken using
an infrared interferometer. The four large circles around the circumference of the bonded image are on the
Voids in the bonded interface
J
Artifacts on back of GaAs wafer
A
(a) (b)
Figure 4.1: Full thick GaAs wafer bonded to full thick Si wafer.
(a) Room-temperature hydrophilic bond. (b) Wafer pair after anneal to 260 *C for 15 hours. Images were taken using
an IR interferometer.
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Figure 4.2: Bulk of SIMOX thinned.
Wafer pair after bulk silicon of SIMOX wafer has been thinned to 57 pm. Images were taken using an IR interferom-
eter. [27]
back of the GaAs wafer and thus had no impact on the bonded interface. These circles were due to the
equipment used to deposit the dielectric films. The smaller white dots were voids in the bonded interface.
They were pits that existed on the surface of one of the wafers which prevented intimate contact from
being obtained with the surface of the other wafer. Yet, despite these pits a strong room-temperature bond
was formed.
This bond was sufficiently strong to withstand subsequent processing. Temperatures had been reached
up to 260 *C during anneals for full thick wafers as shown in the IR image in Figure 4.1 (b). It was interest-
ing to note that several of the room-temperature pit defects had disappeared during the anneal. This can be
explained by the flow of dielectrics at higher temperatures. As the dielectrics flow, they fill these pits and
more intimately unite with the other bonded interface. This helps explain why a stronger bond is achieved
during the anneal.
4.2 Bulk SIMOX Thinned
Once a strong bond was achieved through an annealing step, the silicon bulk was thinned down to a thick-
ness of -57 gm across the four inch wafer. This is depicted in Figure 4.2. Because the silicon film was thin,
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Figure 4.3: BOX layer of SIMOX wafer which was rimless thinned.
Remaining silicon bulk removed using TMAH. The exposed surface appeared green. It was due to 3700 A of the
BOX layer from a SIMOX wafer over 1300 A of silicon which was bonded to a GaAs wafer through several dielec-
tric layers.
this layer became very fragile and a sliver was able to brake off from the wafer during the thinning proce-
dure. This can be observed in the top left corner of the image. The pre-annealed residual stress was allevi-
ated when the bulk Si was thinned. The bowing of the wafer pair formed by an initial hydrophilic bond was
observed to be approximately 30 pm. However, after the wafers were annealed for 15 hours at 260 "C, the
bowing increased to 53 gm. Yet, after the bulk silicon was thinned to 57 sm, this bowing decreased to 32
gm, the approximate bowing value observed before the anneal. The thickness of the silicon was measured
using fourier transform infrared (FTIR) spectroscopy. As can be observed in the image, the defects seen at
the interface in Figure 4.1 were no longer visible. The thinner layer of silicon was better able to conform to
the surface of the GaAs wafer. Thus, intimate contact was achieved in the regions where there were previ-
ously voids.
4.3 Remaining Bulk SIMOX Removed
Another wafer pair which was annealed to 200 'C for ten hours, had the bulk of the SIMOX wafer success-
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Figure 4.4: X-ray rocking curve of SonG.
The peaks of the GaAs and Si scan aligned very closely with the theory of how they would behave. [28]
fully thinned to -30 gim with a non-uniformity of only -3 pm across the four inch diameter wafer. The
remaining bulk silicon was removed when the bonded wafer pair was placed in a bath of TMAH. Figure
4.3 shows a picture of -3700 angstroms of silicon dioxide over -1300 angstroms of silicon film from a
SIMOX wafer which was bonded to a GaAs wafer. The discolored rim that extended from the top of the
wafer along the left-hand side was where the silicon film was chipped during the thinning procedure and
the underlying layers were exposed. Yet, the rest of the wafer appeared very uniform and a successful sili-
con-on-gallium arsenide (SonG) wafer was formed.
A (004) x-ray rocking curve was performed on this silicon-on-gallium arsenide wafer pair. The (004)
indicates the orientation of the sample at which the data was collected. The (400) is convenient for (100)
N
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Figure 4.5: Close-up of the silicon film in the x-ray rocking curve.
The theory was predicted using 1300 A of silicon film. It was quickly observed that there were three peaks of
silicon rather than one of higher intensity as predicted in the theory. [28]
substrates because the planes are parallel to the surface and a high intensity can be achieved. This x-ray
measurement was used to gather information about the integrity of the crystal structure. If the structure was
strained, this information would be conveyed in the data. The x-ray rocking curve results as well as a theo-
retical curve, given the thicknesses of all the various layers, can be seen in Figure 4.4. Note, because the
glass materials were amorphous, they were not observable in the (400) rocking curve. As can be easily
seen in the graph, the GaAs substrate peak and silicon film peak were aligned fairly well with a theory pre-
diction of how they would behave. The intensity of the GaAs substrate was much stronger than the inten-
sity of the silicon because the substrate was much thicker than the film. Yet, the intensity of the silicon was
weaker than expected and there were three peaks with varying intensity rather than one peak. Figure 4.5 is
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a close-up view of the silicon region of the curve. Due to the thinness of the film, noise in the measurement
became a serious consideration in the extracted data. The silicon peaks were not significantly more promi-
nent than the noise which was detected in the system.
Once the bulk of the SIMOX wafer was completely removed and only the buried oxide layer and the
thin silicon film remained bonded to the GaAs, the wafer was diced up into 1 cm x 1 cm square samples in
order to perform further analysis on the SonG structure. With these samples, it was possible to collect data
using the atomic force microscope, scanning electron microscope, transmission electron microscope, as
well as perform tests of the effects from high temperature anneals.
4.4 Atomic Force Microscope
The atomic force microscope (AFM) is used to survey the surface topography of a sample using a probe
which is sensitive to height differences on the order of a few angstroms. The SonG structure was measured
and an image of the surface of the BOX layer is shown in Figure 4.6. (a) is on a 20 ptm scale and (b) is on a
5tm scale. Elevated ridges throughout the BOX layer have been observed. These peaks had an average
height between 70 nm and 80 nm. They were believed to be the result of buckling in the oxide film which
was created during the anneal steps. In between these elevated features, the top oxide layer was very uni-
form and smooth. The RMS (root-mean-square) roughness of the surface between these buckles was
approximately 1.8 nm.
The atomic force microscope is a mechanical instrument, which is able to detect forces on the atomic
level. Measurements are made from the movement of a very sensitive cantilever, which has a very hard,
pyramid-shaped crystal tip, as it makes contact with the surface of the sample.
Resolution for an AFM can be achieved below a 0.1 nm range, which is on the order of the diameter of
an atom. There are two methods to run this microscope: working mode and tapping mode. In the working
mode of an AFM, the AFM tip remains in intimate contact with the surface of the sample as it scans the
region of interest. It is possible that some friction may be observed if the system is not calibrated correctly.
In the tapping mode, the AFM tip is placed on the surface of the sample and after it collects the necessary
information, the tip is pulled from the surface. The tip is then moved to another point on the sample and
lowered again where another data point will be collected. The mode should be chosen depending upon the
desired information the operator wants to collect.
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Figure 4.6: AFM of BOX surface.
Atomic Force Microscope (AFM) of the BOX surface. RMS (root-mean-square) roughness of the surface
between the elevated ridges was approximately 1.8 nm. (a) 20 pm scale. (b) 5prm scale. BOX layer was
smooth and uniform. [29]
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Figure 4.7: SEM cross-section of cleaved interface layers from SonG.
Using the scanning electron microscope (SEM) each individual layer can be depicted, the relative thickness of each
layer as well as the bonded interface. [30]
In order to collect the data shown in Figure 4.6, the AFM was operated in the working mode.
4.5 SEM Observations of Bonded Interface
The bonded interface was first observed using a JEOL JSM-6320FV field emission scanning electron
microscope (SEM) as shown in Figure 4.7. Each layer can be easily identified in the image, as can the rel-
ative thicknesses of each layer, and the bonded interface. In order to obtain a sharp image, the GaAs wafer
484.5 SEM Observations of Bonded Interface
4.5 SEM Observations of Bonded Interface
IBPSGBonded Interface
PECVD SiO 2
SiNx
GaAs
Figure 4.8: SEM cross-section of cleaved bonded interface.
Using the scanning electron microscope (SEM), the bonded interface can be seen. [30]
was cleaved along a crystallographic plane. There were several very interesting features in the image. The
PECVD SiO 2 layer did not cleave as smoothly as did the BPSG layer. This further supports the assertion
that the BPSG was much "softer" than the PECVD oxide which was initially deposited on the GaAs wafer.
A close-up image of the bonded interface is shown in Figure 4.8. One of the major challenges in obtaining
good SEM pictures for samples containing insulators such as oxide is to try to avoid the charging of this
dielectric layer. In order to do this, a lower electron beam voltage should be used. For these samples, a bias
of 1.0 kV was used. Also, the operator should try to avoid focusing on one area too long.
In order to get a better profile of the cross-section of the sample, a focused ion beam etch (FIBE) was
used to make a directional cut showing all the SonG layers. The FIBE created a trough in the sample which
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Figure 4.9: SEM from FIBE through the cross-section of bonded interface.
Using a focused ion beam (FIB), a crisper cross-section of the sample can be seen. [29]
allowed the interface layers to be better examined using a SEM than by what could be obtained through
simply cleaving the sample. A very crisp cross-section can be seen in Figure 4.9.
When FIB milling is used to make a cross-section, the edge of the sample typically becomes rounded
due to the ion beam profile. In order to help properly see all the edges, a sacrificial layer is often deposited.
For this sample, a tungsten strip with a width of 1 pm, a length of 5 pm, and a height of approximately 100
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Figure 4.10: SEM using secondary ions from FIBE through the cross-section of bonded interface.
[29]
nm was deposited using the same ion beam. After deposition, a FIB cut was made along the center of this
length and a SEM image captured one of the walls. Although the FIB milling and deposition may modify
the surface morphology in the immediate area, the sample is preserved at any significant distance from the
cut [31].
It was quickly observed that the surface of the exposed BOX layer had grain-line features throughout
the sample. These grains were believed to represent buckles in the oxide surface. This can be explained
because of stress which was induced in the film during the anneal step. As the AFM indicates, these buck-
ling heights extended between 70 nm and 80 nm above the surrounding oxide surface. There was no indi-
cation that this buckling existed in the silicon film.
i", 46S a.
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Figure 4.10 was obtained using secondary ions rather than electrons. It appeared that the secondary ion
mode showed some of the layers in the structure more clearly. But, unfortunately, the resolution of this
mode was much lower.
There were several distinguishing features that differed between the cleaved sample and the FIBE sam-
ple. The PECVD oxide from the FIBE did not have the stress marks observed from the SEM image taken
from the sample which was cleaved. Another interesting point was the bonded interface. In the FIBE sam-
ple, the interface appeared like the two surfaces had fused together, while in the cleaved sample, the
bonded interface appeared like a thin film layer. This could be explained because the cleave may not have
been along a plane. One of the interface oxide layers could have been protruding.
4.6 TEM Images
In addition to the scanning electron microscope and atomic force microscope images that were obtained,
the sample was studied using a JEOL 2000FX transmission electron microscope (TEM). Similarly to the
SEM, this microscope uses a beam of electrons to illuminate and extract data from the sample.
Preparing samples for the TEM is a very rigorous process. In order to use this microscope the sample
was cleaved and sandwiched in-between two pieces of silicon which were held in place using an epoxy.
The sample was then mounted onto a metal polishing stub using wax. Silicon carbide (SiC) sandpaper and
an alumina (Al20 3 ) micropolish were used to planarize and polish one side of the sample. The sample was
then flipped over and remounted. Once again, using the SiC sandpaper and A12 0 3 micropolish, the sample
was thinned to a thickness in the 15pm regime. The sample was then attached to a copper TEM grid and
quickly cleaned in acetone, methanol, and deionized water. The sample was then thinned to electron trans-
parency using an Ar+ ion mill. [32,33]
In operation, a beam of electrons is focused to a large spot and transmitted through the thin, slice of
sample. The sample differentially absorbs and scatters the transmitted electrons, forming an image consist-
ing of light and dark areas.
The image of the slice was then magnified thousands of times by powerful electromagnetic lenses and
projected onto a small viewing screen. The TEM images were captured on photographic film. Once the
film had been exposed, it had to be developed. From the negatives, it was necessary to transfer the images
to prints in order to retain all the information.
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Figure 4.11: TEM of cross-sectional view.
Using a transmission electron microscope (TEM), a cross-section of the sample can be seen. [34]
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Figure 4.12: TEM of bonded interface.
Using a transmission electron microscope (TEM), the bonded interface of the sample can be seen. [34]
BOX
Layer
Figure 4.13: TEM of BOX layer.
Using a transmission electron microscope (TEM), the BOX layer of the sample can be seen. Dark regions indicate
silicon inclusions. [34]
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Figure 4.14: Transmission electron diffraction pattern for the thin Si film.
[34]
Figure 4.15: Transmission electron diffraction pattern for the Si inclusions in the BOX layer.
[34]
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The sample which was studied in these TEM images was annealed to 500 C. Figure 4.11 is a cross-
sectional view of the sample. Many interesting features can be observed. All the layers and their relative
thicknesses can be identified. Defects in the GaAs wafers can be seen. These could have been caused dur-
ing the densification of the PECVD oxide at 700 *C by Vitesse. These defects have the advantage that they
do not disrupt the surrounding crystallographic lattice. The bonded interface can also be easily identified.
A close-up of this interface can be seen in Figure 4.12. The BPSG and PECVD oxide layers certainly
appear to be fused together. Several silicon inclusions in the buried oxide layer can also be observed. These
inclusions should have been removed during the initial anneals performed for the creation of the SIMOX
wafer. These inclusions appear to be of different dimensions and of different orientations. A close-up of
these inclusions can be seen in Figure 4.13.
In addition, electron diffraction information was obtained about the sample using the TEM. Figure
4.14 shows the transmission electron diffraction pattern for the thin silicon film. Although only a small
area of the silicon was studied, it did appear to be single-crystalline under the microscope. This was con-
firmed by the sharp, intense features in the diffraction pattern. Figure 4.15 shows the transmission electron
diffraction pattern for the silicon inclusions in the BOX layer. Rather than one single-crystal, as many as
four have been detected in this layer. Because not all the inclusions were at the same orientation, the dif-
fraction pattern shows that more than one crystallographic orientation was present.
4.7 Subsequent Anneal
The difference in the thermal expansion between two different bonded semiconductors was the limiting
factor in determining the temperature these materials could be subjected to without separation or breakage.
The wafer pair which had the bulk SIMOX thinned to 57 pm, shown in Figure 4.2, was placed in a fur-
nace. When the temperature approached 335 C, the wafers broke. Thus, it was obvious that although 57
pm of silicon was thin relative to a full bulk wafer, it was not thin enough to tolerate the high temperatures
required for some subsequent processing.
Yet, once the SonG wafer was created, the silicon film was thin enough that the wafer pair was able to
withstand high temperature anneals. Once the substrate of the SIMOX wafer was removed, the remaining
silicon was only approximately 1300 angstroms thick. Although a large thermal expansion differential still
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remained between the materials, the stress induced in the layers was not strong enough to overcome the
bonded interface.
A SonG sample was placed in the furnace with a nitrogen flow for an hour at 300 'C and there was no
noticeable difference in the sample when it cooled to room-temperature. This sample was then placed in
the furnace at 400 'C for an hour but again, there was no noticeable difference in the sample. Regardless of
the temperature which the sample was subjected to, the wafers remained bonded. The highest temperature
the wafers were subjected to was 700 'C.Again, the bonded interface displayed no noticeable differences.
This temperature was chosen because this was the temperature the PECVD oxide on the GaAs wafers was
subjected to during a densification for half of an hour.
When the GaAs wafers are exposed to such extreme temperatures, temperatures exceeding about 600
C, the arsenic starts to desorb from the substrate. There are two commonly employed methods to prevent
this occurrence: an encapsulation layer on the substrate or an ansenic overpressure. Without an encapsula-
tion layer, such as silicon nitride, or an ansenic overpressure, the arsenic diffuses into the ambient nitrogen
environment and as soon as it comes into contact with a cooler environment, such as the surrounding
quartz-ware, it will densify. Once the arsenic has left the wafer, gallium puddles will form on the back of
the substrate and will fall to the surface of the boat. If an arsenic overpressure is present, an encapsulation
layer is not necessary. However, because arsenic is very toxic a special chamber would be required to
maintain this overpressure and such a chamber is not always available.
Because neither an encapsulation layer nor an arsenic overpressure was used for the 700 C annealing
step for this sample, once the sample was removed from the furnace, it was observed that a gallium puddle
stained the surface of the boat. Thus, arsenic desorbed from the wafer.
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5Experimental Analysis
5.1 Understanding Results
Throughout the procedure to develop the bonding technique, several interesting and unanticipated results
were observed. For example, the amount of bowing experienced by each wafer changed drastically during
different steps in the process. Initial wafer bowing for the individual wafers increased substantially when
the wafers were hydrophilicly bonded. This bow further increased after an anneal but was alleviated after
the bulk of the SIMOX wafer was thinned.
The CMP data indicated that different dielectrics polish at different rates under the same conditions.
This confirmed that the properties of dielectrics can vary greatly. In order to select the most promising
glasses to use as the bonding interface, it was necessary to understand these properties.
The x-ray rocking curve data suggested that more than one silicon crystallographic dimension was
present. Possible explanations include strain which was induced in the silicon lattice or silicon inclusions
in the BOX layer. The inclusion theory was verified by the TEM data. The buried oxide layer was observed
to have many inclusions.
Several pitfalls were also experienced during this work. If the wafers had been subjected to an anneal-
ing temperature which allowed the bonded interface to fuse together, a strong bond would have been cre-
ated. However, this bond had a threshold in terms of the temperatures it could tolerate. If the temperature
exceeded this threshold, the wafers would break. Determining this temperature limit was very challenging
and on occasion resulted in shards of gallium arsenide in the furnace tube.
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Bonding pre-thinned silicon wafers rather than full thickness SIMOX wafers turned out not to be very
successful given the annealing cycles to which the wafers were subjected. Bonding full thickness wafers
proved to be the best route.
Another pitfall in this process occurred during a wet etch. TMAH, which has been verified to etch sili-
con dioxide several orders of magnitude slower than silicon, wasn't very selective. In this circumstance,
the TMAH found an avenue through the oxide and was able to remove the layer. Moreover, if the bond was
not sufficiently strong in an area, once the bulk of the SIMOX was removed, the remaining thinned layer
could buckle.
This chapter will address the results of the experiments and provide explanations.
5.2 Wafer Bowing
Wafers are not perfectly flat, and each has an inherent bow. Moreover, each film which is deposited or layer
which is implanted into the wafer places the substrate under stress which further contributes to the bow.
Understanding the bowing characteristics of a wafer is a very important aspect of the bonding process. The
flatter a wafer, the more likely it is to form a strong initial bond. Bowing characteristics for individual
wafers were studied using a WYKO interferometer with a HeNe laser (X = 632.8 nm) which provides
images like those in Figure 5.1 and Figure 5.2. The image provides a contour map of the wafer surface.
Each ring, often referred to as a Newton ring, represents a constant "height." The bowing of a wafer can be
determined from the number of rings. The distance, d, between each ring is determined by Equation 5.1.
d = X/2 (5.1)
Therefore, each ring is d = 632.8 nm / 2 = 316.4 nm from an adjacent ring. In addition to the amount of
bowing, the interferometer is also able to provide information about the profile of the surface of the wafer.
If the Newton rings are concentric, this indicates that the wafer has either a concave or convex bow. The
exact direction of the bow needs to be determined in real time by applying pressure to the wafer under the
interferometer and noting which direction the rings travel. Yet, if the rings are nonuniform, this indicates
that the wafer resembles a potato-chip.
Understanding this topology was crucial to achieve a strong room-temperature bond. Because the
interfaces of both wafers have to be brought together, it was necessary to know the direction each wafer
bowed so that wafers that were inclined to bow in the same direction were paired together.
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Figure 5.1: HeNe Interferometer image of a SIMOX wafer.
Image of initial SIMOX wafer before bonding using a HeNe interferometer. Wafer had a uniform and symmetrical
concave bow which exhibited 7 Am of bowing across the wafer. [35]
Figure 5.2: HeNe Interferometer image of a GaAs wafer.
Image of initial GaAs wafer before bonding using a HeNe interferometer. Wafer was bowed like a potato-chip but
only exhibited 3 pLm of bowing across the wafer. [35]
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According to the WYKO Interferometer, a typical SIMOX wafer was very concave and bowed -7 gm,
as shown in Figure 5.1. On the other hand, a typical GaAs wafer was bowed like a potato-chip, yet the
highest point to the lowest point on the wafer only bowed -3 gm as shown in Figure 5.2. The GaAs wafers
were thus much flatter than the SIMOX wafers.
Once the SIMOX and GaAs wafers were brought into contact, the overall bowing of the pair could be
substantially different than the bowing contributions from the individual wafers. The bowing characteris-
tics were obtained using the Tencor which measured thin film stress and wafer bow. The bowing of a typi-
cal pair was observed to increase to 30 gm.
In order to observe the bonded interface, a monochromatic infrared lamp was used. If no rings existed,
this indicated that both wafers were in intimate contact. If any rings were observed, on the other hand, this
indicated that the wafers were not fully bonded. The location of the bonded regions could be identified by
noting the proximity of the rings. The bonded regions were surrounded by rings which were further apart.
A full thick GaAs substrate was bonded to a SIMOX wafer at room-temperature in air with manual
pressure applied. Using the infrared lamp, it was possible to determine that it was a very weak bond. As the
image shown in Figure 5.3 (a) indicates, full contact was not achieved over the entire wafer surface.
(a) (b)
Figure 5.3: Initial room-temperature bond.
(a) GaAs substrate bonded to SIMOX wafer in air, using an infrared interferometer.
SIMOX wafer in vacuum, using an infrared interferometer.
(b) GaAs substrate bonded to
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If the wafer pair was bonded within a vacuum, the room-temperature hydrophilic bond was improved.
This could be determined by the distance between the rings which were substantially longer than the ones
obtained manually in air. Figure 5.3 (b) shows the GaAs substrate bonded to SIMOX wafer in a vacuum, as
seen using an infrared interferometer.
5.3 CMP Observations
Due to all the parameters associated with the CMP, no two wafers are planarized the same. Pinpointing the
exact parameter which contributed to the difference is a substantial challenge, and on many accounts may
never be known with absolute certainty. However, some general trends and some averages can be used to
provide a direction to the operator of the equipment.
The specific conditions used to CMP the wafers are summarized in Table A.6. It was observed that
BPSG polished considerably faster than PECVD or thermal oxide. This can be explained because the
BPSG was a softer glass which made it easier to abrade, increasing the polish rate. The removal rate was
approximately 69 A /s for the BPSG but only approximately 23 A /s for the PECVD oxide on the Vitesse
wafers using the same CMP parameters.
5.4 X-Ray Rocking Curve Analysis
A (004) rocking curve test was performed on the sample. Rather than one prominent peak in the rocking-
curve for the silicon film, as expected and predicted by the theoretical model, there were three smaller
peaks. There are a couple of possible explanations for this experimental data.
First, the silicon film could have been strained during the anneal, so that the x-ray analysis showed dif-
ferent crystallographic dimensions of the strained silicon lattice. From Figure 4.4 and Figure 4.5, assuming
the center peak is relaxed and the two side peaks were strained, the amount of strain necessary to cause
these differences can be calculated [36]. Note 10 = 3600 arcseconds. Assuming the center silicon peak is at
an angle 0B the peak at -154 arcseconds is 0 B + A01 which is at -0.04278' from the angle OB and the peak
at 314 arcseconds is OB + A0 2 which is at 0.08722* from the angle 0B . The lattice constant for silicon, as i, is
5.431 A, Poisson's ratio for silicon, vsi, is 0.278, and the wavelength, X, used for the measurement was
1.5405620 x 10 10m.
The Bragg's law for x-ray diffraction is written in Equation 5.2.
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2disinO1 = nX = 2d 2 sinO2  (5.2)
Equation 5.2 is equivalent to Equation 5.3.
asisinOB = (asi+AaI)sin(OB+AO) (5.3)
This can be rewritten as Equation 5.4.
asisinOB = a s + Aa1  (5.4)
sin(OB + AO)
Solving for Aa 1 gives Equation 5.5.
Sasisin 1 (5.5)as, -l = Aa(sin (OB + AO)
The angle OB can be solved by Equation 5.6.
OB = asin 2X (5.6)
Plugging the variables into Equation 5.6 yields a 0 B of 34.563'. Since OB is now known and 0 B + AO,
for the different peaks are known, A0 1 and A02 can be solved and plugged into Equation 5.5. Aa 1 can
be now be calculated for the (004) rocking curve measurements. For -154 arcseconds from 0 B' AaL
0.0058942 A and for 314 arcseconds from OB9 Aa 1 = -0.0119682 A.
The stress in the silicon can be calculated by using Equation (5.7).
(Aa 1 -V Aa + 2v )(Aa,) (5.7)
asi =(I+v( as ) +v as.
The 2v AaI term can be dropped by assuming Aa 1 is zero. However, the value for Aa, can only be(I + A as}
obtained through a (224) rocking curve measurement which wasn't performed on this sample. The (224) differs from
the (004) by the orientation of the sample at which the data was collected. By assuming Aa 1 is zero, Equation 5.7
can be approximated as Equation 5.8.
(-a= _ I -) (5.8)
(asi) = 1+VJ as)
Because all the variables in Equation 5.8 are know, the strain in the silicon required to produce these
separate peaks can be determined. A strain of 0.06% can be calculated for the silicon peak at -154 arcsec-
onds and a strain of -0.12% strain for the peak at 314 arcseconds.
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However, the electron diffraction pattern from the silicon film, shown in Figure 4.14, suggests that the
silicon film is single-crystalline. Thus, if there was only one crystal dimension, this would not account for
the three peaks shown in the rocking curve.
Second, the peaks may be due to the thinness of the silicon layer. One of the peaks may be due to the
silicon layer and the side "fringes" may be due to the thinness of the film. Fringes arise because of an inter-
ference in the wavefields caused by the x-rays. Fringes do not appear in measurements for thick crystals.
The third possible explanation for the peaks in the x-ray rocking curve can be attributed to the silicon
inclusions in the oxide film which were seen in Figure 4.13. This TEM image showed that throughout the
BOX layer, there were many silicon islands. Although many appeared to be in the same crystallographic
orientation as the silicon film, some of these inclusions were at different orientations. This was further ver-
ified by the electron diffraction pattern of the BOX layer which was shown in Figure 4.15.
When the rocking curve results were obtained, the BOX layer had not been removed off the SonG
structure. Therefore, when the x-rays penetrate through the top of the SonG structure, they went through
the BOX layer and then the silicon layer before reaching the gallium arsenide substrate. Thus, the silicon
inclusions as well as the silicon film would have been recorded.
5.5 Pitfalls
5.5.1 Exceeding Tolerable Temperatures
Because of the difference in the amount of thermal expansion of the two semiconductors being bonded
together, a temperature was reached during the anneal where the stress induced was large enough to break
one of the wafers or the bond. Figure 5.4 (a) was an image of a full thickness GaAs wafer bonded to a full
thickness Si wafer at room-temperature. Because no interference fringes can be observed, this indicated
that a very good initial bond had been achieved. Note that all of the black lines and circles seen were arti-
facts on the back of the GaAs wafer and did not affect the bonded interface. When this wafer pair was
heated above 350 C, the GaAs wafer fractured in order to alleviate the stress. Figure 5.4 (b) was an image
of the wafer pair after an anneal at 350 C. The GaAs wafer had begun fracturing in the upper-right portion
of the picture.
When the Si wafer of a bonded pair was thinned down to 57 pm, the gallium arsenide wafer still broke
when the pair was annealed at 335 C. Thus, in order for the two bonded semiconductors to be able to with-
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(a) (b)
Figure 5.4: Thermally induced stress.
(a) Full thickness GaAs wafer bonded to a full thickness Si wafer at room-temperature. (b) The bonded wafer pair
after a 350 *C anneal. The GaAs wafer fractured.
stand temperatures in this range and above, it was necessary that the silicon be significantly thinner. It was
shown that a silicon layer in the 0.1 gm regime was able to withstand the stress and not break; simulta-
neously the bond was strong enough that the pair did not separate.
5.5.2 Bonding Thinned Wafers
Because of the motivation to obtain thin layers of silicon on gallium arsenide, it seemed natural to try
to bond a thinned silicon wafer to a full thick gallium arsenide wafer. Thinned silicon wafers could be pur-
chased commercially by several vendors. However, using the jet etch thinning technique discussed in the
Thinning section of the Procedure chapter, it was possible to uniformly thin full thickness silicon wafers
down to the 150 pm regime. Although it was possible to thin wafers more than 150 sm, wafers any thinner
would have been too fragile to process and handle.
The obvious attraction of starting with an initial hydrophilic bond of thinned silicon to a bulk gallium
arsenide wafer was that the entire substrate of the Si wafer would not be left to thin after the wafer was
bonded. However, because of the interest to obtain very thin layers of Si (nm regime) on GaAs, it would
still have been necessary to further thin the Si layer. This of course could be achieved by a dry or wet etch.
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(a) (b)
Figure 5.5: IR images of GaAs wafer bonded to a thinned (150 pm) Si wafer
(a) Bond at room-temperature. (b) Wafers separated after being in the furnace at 450 'C for 15 hours.
However, if there was not an etch stop, such as the BOX layer of the SIMOX wafer, the etch would have
needed to be extremely well characterized and controlled in order to stop on such a thin layer.
Following the bonding steps outlined in the Procedure section, it was possible to successfully room-
temperature bond a thinned Si wafer (150 gm) to a full thick GaAs wafer. The entire interface of the wafers
was in intimate contact as observed using an infrared interferometer. This was shown in Figure 5.5 (a).
This was a strong hydrophilic bond. Note, the dark regions were artifacts on the back of the GaAs wafer
and did not affect the bonded interface.
Once the wafers were annealed, something interesting occurred. The standard length of time which
was required to bond the full thick wafers was not sufficient to cause the thinned wafer to bond. A thinned
Si hydrophilicly bonded to GaAs which was annealed at 300 *C for 14 hours separated when the wafers
were cooled. Higher temperatures were then studied. Figure 5.5(b) depicts a wafer pair after an anneal at
450 *C for 15 hours. This picture was taken a short time after the wafer pair was removed from the furnace
and still a little warm. As can be distinguished from the picture, the only remaining bonded region was a
small area in the center of the wafers. As soon as the wafer pair cooled down to room-temperature, the
wafers separated. A similar study of a thinned Si bonded to a bulk GaAs which was annealed to as high as
750 "C also separated.
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Figure 5.6: 30 pim of silicon remaining from a bulk SIMOX wafer bonded to GaAs.
Majority of silicon bulk was removed from SIMOX wafer, during thinning. 30 pm remains.[27]
A possible explanation for the lack of bonding could be explained by the annealing time. Experiments
of bulk SIMOX wafers to bulk wafers of GaAs showed that if the anneal time was not sufficiently long, a
strong bond was not capable of forming. For example, one wafer pair which was placed in the furnace for
7 hours, separated once the wafers were removed from the furnace. However, if similar wafers were
annealed for 10 hours, a strong bond was formed. It was possible, from this insight, that the thinned wafers
required more time to bond than the time required for the bulk wafers. Thus, if the thinned silicon wafers
which were bonded to the GaAs wafers were annealed for a significantly longer time, it was possible a
strong bond could have been achieved.
It might seem that the thinned silicon wafer would bond more easily than a thick wafer because a thin
wafer would be more flexible and thus be able to conform to the interface of the GaAs wafer better. How-
ever, when the wafers were bonded and exposed to high temperatures, the thermal expansion difference
between the materials became a significant issue. In order to maintain fully contacted interfaces, the mate-
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BOX layer TMAH etched through SiO2 layer
A1
Silicon bulk from SIMOX that was not removed
Figure 5.7: TMAH etched through BOX layer.
Before all the silicon from the bulk SIMOX was removed, the TMAH etched through the SiO 2 in certain areas, expos-
ing the underlying silicon and allowing this film to be etched as well.
rials underwent a great deal of stress. In order to alleviate some of the stress, the wafers bowed. When the
wafers were removed from the oven, they were still experiencing a bow to alleviate some of the stress. Yet,
as soon as the wafers cooled down to room-temperature, the wafers began to flatten, even though the mate-
rials were still under stress. This stress was greater than the bond and thus caused the wafers to separate.
5.5.3 TMAH Etching through BOX Layer
A successfully bonded wafer pair was annealed first to 150 'C and then subsequently it was annealed
to 260 'C for two additional hours in anticipation that this would result in formation of a sufficiently strong
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(a) (b)
Figure 5.8: IR images of a bonded wafer showing non-contacted regions.
(a) Wafer before anneal. One area was not bonded. (b) after anneal at 260 *C for 22 hours, wafer have non-contacted
regions. These were the regions where the TMAH was able to seep inbetween the wafers during the wet etch.
Figure 5.9: BOX layer of SIMOX wafer which was rimed thinned.
The rim surrounded the circumference of the wafer. Remaining silicon bulk was removed using TMAH. This BOX
layer appeared pink indicating it was a different thickness than the wafer shown in Figure 4.3.
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bond. Once this occurred, the majority bulk of the SIMOX wafer was thinned using a jet etch consisting of
nitric, acetic, and hydrofluoric acid. Figure 5.6 depicts the -30 jim of remaining silicon bulk from the
SIMOX wafer. The non-uniformity of the wafer extended from the center of the wafer which was 26.6 ptm
to the edges of the wafers which were approximately 34.5pm to give a thickness difference of 7.9 pm
across the wafer.
The jet etch which was used to remove at least 90% of the bulk of the wafer, was not very selective
between silicon and silicon dioxide. Because the silicon dioxide was such a thin layer, this etch could have
gone through the oxide and removed the underlying silicon film with relative ease. In order to avoid this
from occurring, tetramethyl ammonium hydroxide (TMAH) was used to remove the last fraction of
remaining silicon bulk. TMAH has been reported to etch SiO 2 almost four orders of magnitude slower than
silicon [24]. Therefore, TMAH could be used to selectively remove the silicon while relying on the oxide
to act as an etch stop and protect all underlying materials from the etchant.
However, if the oxide contained cracks or small holes, this would provide an avenue for the TMAH to
travel through the oxide and expose any underlying material to the etchant. This was observed experimen-
tally when the remaining bulk of the wafer, shown in Figure 5.6, was removed with TMAH. When this
wafer was placed in a bath of TMAH, the silicon from the bulk exposed the BOX layer at different rates.
Certain regions of the wafer had all the bulk silicon removed and had only the BOX layer exposed while
other regions had remaining silicon to be etched away. In the regions where the BOX layer was exposed,
the TMAH had an opportunity to etch through the SiO 2. Once the TMAH was able to penetrate the oxide
barrier, it etched laterally, which caused the oxide to peel away in that location. Not only was the underly-
ing silicon film exposed and attacked, but due to the thinness of the layer, it didn't take long for the thermal
oxide and BPSG layers to be vulnerable as well. Figure 5.7 shows that the TMAH etched through the oxide
in some regions while other regions still contained silicon from the bulk.
Even though there was approximately an 8gm non-uniformity across the wafer, the selectivity of
TMAH alone should have prevented the oxide from becoming vulnerable and exposing the underlying sil-
icon film which allowing it to get etched. Yet, this did not occur.
Moreover, if the SIMOX wafer was not bonded to the GaAs wafer in a region at the edge of the wafer,
the TMAH would have had an avenue to seep in between the wafers and etch the exposed silicon film.
Once the film was removed the BOX layer would not have had any supporting material to attach to and
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consequently this oxide would peel away. Figure 5.8 (a) was an IR image of a bulk silicon bonded to a bulk
GaAs wafer at room temperature. Notice one corner where the two wafers were not in intimate contact.
Figure 5.8 (b) shows the same bonded wafer pair after an anneal at 260 *C for 22 hours. Although the contact
became better in this corner, a new defect in the bond, toward another edge of the wafer, had emerged. This
wafer was thinned down to 14pm, using a different thinning technique than the wafer shown in Figure 4.3,
which left a thin rim around the circumference of the wafer. The remaining 14pm was removed with
TMAH. After the TMAH etch, shown in Figure 5.9, it was evident that in the two weak regions previously
identified through the IR interferometer, the oxide had been peeled away. This indicated the silicon film
was not bonded to the GaAs wafer at that location.
Bond Separates Bonded Interface
Implanted SiO2
Si
Thermal SiO 2
BPSG
PECVD SiO 2
SiNX
GaAs
IU
Figure 5.10: SEM image of bond separating.
[30]
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Figure 5.11: SEM image of thinned layer buckling.
The thinned SIMOX wafer had expanded more than the GaAs wafer which resulted in a buckle in the film. [30]
5.5.4 Buckling in Silicon Film
Once the bulk of the SIMOX wafer had been removed, the total remaining layers from the wafer were
only a couple thousand angstroms thick. If a strong bond had not been achieved over the entire surface of
the wafer during the pre-anneal, these layers could have peeled away from the GaAs substrate in the
"weak" regions. Figure 5.10 shows a close up view using the SEM of the buried oxide layer, silicon film,
thermal oxide, and BPSG layers separating at the bond.
Another interesting image obtained using the SEM, Figure 5.11, shows the film completely detached
from the GaAs substrate in a region. Because the surrounding areas were bonded, the SIMOX layers had to
expand in order to maintain contact. Essentially the thin layers from the SIMOX wafer had to buckle.
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6Conclusions
6.1 Summary of Accomplishments
A four inch diameter single-crystalline silicon wafer was successfully bonded to a four inch diameter sin-
gle-crystalline gallium arsenide wafer! An initial hydrophilic bond was formed between full thickness
wafers which was sufficiently strong to withstand subsequent processing. The full thickness wafers were
subjected to annealing temperatures up to 260 C which allowed the dielectric interfaces to fuse together in
order to significantly increase the bond strength. The bulk of the silicon from the SIMOX wafer was then
thinned to thickness in the 14tm regime. A more selective etch between the silicon and silicon dioxide was
then used to remove the remaining silicon bulk and use the oxide as an etch stop in order to produce SonG
wafers. SonG wafers have withstood temperatures up to 700 0C.
This recently developed technology has paved the way for the fabrication of optoelectronic integrated
circuits.
6.2 Future Avenues
Now that the technology to bond Si-to-GaAs has been developed, there are several new avenues to pursue
in utilizing this technology. Implantation for exfoliation could be used to obtain thin layers of silicon on
GaAs, epitaxial growth through the Si film could be used to demonstrate the integration of the Si film with
optical devices, SIMOX wafers with fully processed CMOS could be planarized and bonded to GaAs, and
planarized GaAs wafers with fully processed electronics could be used as the substrate instead of a plain
GaAs wafer. Once the electronics are integrated on the same wafer as the optical devices, an OEIC will
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have been created and optical interconnects could be used to transmit information.
6.2.1 Smart-Cut
The desire to get thin layers of silicon on GaAs (SonG) is paramount for this project and its applica-
tions. Using initially thinned silicon wafers and trying to bond these to GaAs wafers proved to be futile for
the time and temperature experiments which were studied. Yet, using SOI wafers to obtain the thin silicon
layer, by etching off the substrate, was successful. Another possible approach would be to use the "smart-
cut" method [37, 38, 39]. Here, the desired wafer, such as silicon, is implanted with hydrogen and then
bonded to the substrate of interest. The bonded wafer pair is then annealed and the implanted hydrogen
induces micro-cracks in the silicon wafer parallel to the bonded interface. If the temperature is brought to
approximately 500 C, the silicon wafer will split at the hydrogen interface, leaving a thin layer of silicon
bonded to the substrate of interest and removing the bulk. Further, good thickness uniformity can be
achieved from the hydrogen implantation. But even if the breaking interface of the Si wafer was not very
uniform, this would not affect the important bonding interface of the wafers. Moreover, it is possible that
the bulk could potentially be reused if desired [39]. This technique avoids the need for extensive lapping
and etching which would normally be required to remove the majority of the bulk of a substrate.
Yet, due to the thermal expansion mismatch of the desired materials, 500 C may induce too much
stress in the sample, such as with silicon and gallium arsenide. In order to circumvent this, experiments
have verified that by introducing boron into the "smart-cut" implantation, the temperature for layer split-
ting can be brought down to as low as 200 C. This is a realistic temperature for the two semiconductors of
interest in this project since this temperature has shown to be successful for this work on bonding. After
splitting the boron concentration, in the exposed surface of the transferred layer, can be reduced by a CMP
step [37].
Thus the 200 C anneal, which has been shown to strengthen the initial hydrophilic room-temperature
bond between the gallium arsenide wafer and the silicon wafer, could also be used to remove the bulk of
the silicon substrate, in one step. This step would also eliminate the need for substrate thinning and etching
in order to get the desired silicon thickness.
One of the issues that needs to be considered for the lower temperature exfoliation is the thickness of
the total glass layer for the implantation. There is a maximum 180KeV boron implantation energy com-
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bined with a 130KeV H2+ implantation energy which would yield approximately 5000 angstroms of
implantation depth. Thus, a total glass layer of around 3000 angstroms is a reasonable thickness to obtain a
thin layer of silicon in the 2000 angstrom regime. On the other hand, implantations with H+ use an implan-
tation energy around 180KeV. This allows these ions to penetrate much deeper into the silicon to obtain
thicker silicon layers. However, no boron could be used [40]. As a result, the splitting temperature would
be too high.
6.2.2 Epitaxial Growth through Silicon Film
Another avenue for this research is to demonstrate that it is possible to integrate an optical device
grown from the III-V substrate with the single-crystalline silicon layer. Once the bond has been formed,
this could be accomplished by etching a growth well through the Si film and oxide layers in order to
expose the underlying GaAs substrate. An optical device could be grown in this well using molecular beam
epitaxy (MBE).
Extensive testing of SIMOX wafers, such as through the TEM image shown in Figure 4.13, have
shown that within the buried oxide (BOX) layer of these wafers, many silicon inclusions were present. This
complicates the etching process for the BOX layer. Rather than using a wet etch, such as buffered oxide
etch (BOE), for the BOX layer it would be necessary to switch to a silicon etchant in the middle of the pro-
cess to remove the inclusions and then back to the BOE just to get through the BOX layer. The other alter-
native, of course, is a dry etch. A plasma of CF4 could be used to etch both the oxide and silicon layers.
Although CF4 etches SiO2 significantly faster than Si, it will remove the silicon film. Other gases, such as
SF 6 , etch Si much more selectively than SiO2. The problem with dry etches as opposed to wet etches, how-
ever, is that they do not leave clean interfaces. If a dry etch was used to expose the GaAs substrate for epi-
taxial growth, too many defects on the GaAs surface would prevent good optical quality of anything that
was grown. Therefore, it is necessary that the last layer, directly protecting the GaAs surface, is removed
using a wet etch.
BOE is often used to etch oxide layers. It also has the capability to etch nitride, but at a significantly
slower rate. Because BOE does not etch GaAs, it is an ideal choice for removing the remaining glasses in
the wells. A major concern with etching wells is making sure that all residual particulates are removed. A
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wet etch of BOE is an ideal choice. Figure 6.1 is a cross-sectional schematic showing the result of etching
in order to make windows in the silicon-on-GaAs structure.
In order to demonstrate a working optical device, it would be necessary to have a p- electrode on the
top of the device as well as a n-electrode on the bottom in order to bias the structure. Yet, even without
metal contact layers, it is still possible to demonstrate the potential for a working device. Once epitaxy has
been used to grow a device, an ultra-violet laser can be used to perform photoluminescence tests or an elec-
tron-beam can be used to perform a cathodoluminescence test. Such tests would verify the luminescence
spectrum so that with metal contacts, an optical device could be grown and integrated.
Figure 6.2 is an example structure which could be grown in this window. A buffer layer, such as the
GaAs, could be grown on the semi-insulating GaAs substrate in order to improve the starting surface for
the critical layers in the device. The substrate may have defects and without a buffer layer, the quality of
the critical layers could be deteriorated. The buffer layer may be considered as a safety factor. Ino.2Gao.8As
layers could be grown in between GaAs layers on the substrate. Because the quantum wells in this struc-
ture would be very thin, it would not be necessary to lattice match the In 0 .2Ga0 8As to the GaAs material.
Although AlGaAs is inherently lattice matched to GaAs, aluminum can cause problems during the growth
since it becomes easily contaminated, such as by oxygen, which would yield poor quality material. Having
many quantum wells would provide a lot of information about the structure during luminescence tests.
6.2.3 Planarization of SIMOX Wafers with Fully Processed CMOS
Silicon technology is desirable for memory and microprocessors. In addition to the fact that silicon has
a native oxide (Si0 2), and oxides are imperative for processing, it is also possible to dope silicon in order
to make n- and p-regions for CMOS. CMOS is very desirable because it supports low power dissipation.
Also, because it is such a well-studied and widely-used technology, it is much cheaper than the GaAs cir-
cuitry counterpart.
Once the bonding technique has been developed, it will be possible to take a fully-processed SOI wafer
containing CMOS devices and electrical interconnects as shown in Figure 1.2, rather than a featureless
SIMOX wafer, planarize it, and bond this wafer to a GaAs substrate. This wafer could be planarized by a
chemical vapor deposition (CVD) of several microns of dielectric, such as tetraethoxysilane (TEOS), in
order to obtain good step coverage over the features, and performing CMP until the surface is uniform.
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Figure 6.1: Cross-sectional schematic for etching windows in the SonG.
(a) Cross-sectional schematic of SonG. (b) Schematic of window etched down to the GaAs substrate.
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Figure 6.2: Cross-sectional schematic of quantum well structures through the SonG.
(a) Cross-sectional schematic showing the growth of quantum well structures through the SonG structure. (b) Close-
up view of quantum well features.
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TEOS is often used as an interlayer dielectric to fill narrow gaps without void formation. TEOS also has a
low dielectric constant. This is important to realize high-performance VLSI devices because it reduces the
capacitance [41]. The bulk of the SOI wafer would be thinned using the same techniques which have been
described in this paper. This would circumvent many significant processing issues, such as the extreme
temperatures required to fabricate the CMOS transistors which the thermal expansion mismatch of the two
materials could not tolerate and the contamination of equipment issues such as maintaining Si-only
machines do not contact GaAs material.
One significant advantage of this technique is that it would not require any precise alignment between
the GaAs and SIMOX wafers. The CMOS circuitry would have pre-determined areas set-aside for etching
wells in order to grow optical devices. Yet, the location of the optical devices would have no consequence
for the GaAs wafer.
6.2.4 Planarization of GaAs Wafers with Fully Processed Electronics
Integrated circuits constructed on gallium arsenide offer three primary advantages over silicon cir-
cuitry. First, GaAs has higher electron mobility than Si. Therefore, faster devices can be fabricated. Sec-
ond, GaAs has a larger energy band gap than Si. This allows intrinsic semi-insulating performance by the
substrate to reduce parasitic capacitive coupling among circuit elements [42]. Third, GaAs circuitry sup-
ports the fabrication and integration of optical devices much more than Si circuitry.
Although silicon CMOS has distinct advantages in certain applications such as memory, GaAs cir-
cuitry could provide additional circuit capability, such as photodetectors and high-speed transistors, if the
two technologies were integrated.
Rather than bond featureless GaAs wafers, GaAs wafers with devices such as metal-semiconductor-
metal (MSM) photodetectors and MESFETs could be planarized in a manner similar to silicon CMOS,
such as through the deposition of TEOS followed by CMP, and then bonded to the silicon wafer. If such a
wafer were bonded to a fully processed CMOS and the devices were integrated together then there would
be endless potential for application. Memory devices from silicon could be directly integrated with optical
devices. Optical interconnects could be used to transmit information around the wafer which could be
detected by detectors. The best from all semiconductor worlds could be achieved!
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In this technology where the GaAs wafers are patterned with devices, one foreseeable difficulty will be
the alignment. It will be necessary to align the area set-aside for the epitaxial growth of an optical device in
the CMOS circuitry with the area designated for the growth of an optical device on the GaAs wafer. Yet,
with the correct optical apparatus and perhaps bonding jig, this too could be overcome.
6.3 Potential Impact of Project
This thesis work has demonstrated that bonding silicon to GaAs was possible, thus overcoming the previ-
ously insurmountable problems caused by the large thermal expansion coefficient mismatches and lattice
mismatches between the silicon and compound semiconductors during material integration.
By taking advantage of this wafer bonding process, and through the SOI and EoE technology, it will
now be possible to monolithically integrate both electrical and optical devices into an optoelectronic inte-
grated circuit in order to implement optical interconnects.
As electrical interconnects are approaching their theoretical limit of performance, optical interconnects
are the natural alternative. The use of optical interconnects over electrical interconnects has several advan-
tages. Examples include higher speeds of operation with lower drive requirements, reduced power dissipa-
tion, reduced size, reduced weight, reduced cost, reduced cross coupling, enhanced electromagnetic
compatibility, and ease of layout and routing.
Optical interconnects have diverse and widespread applications. The application is determined by the
distance the information must travel. Beginning at the chip level, where optical interconnects only need to
take optical information a few centimeters, and continuing through the board level where the information
might need to travel as far as a meter, all the way through the systems level where the distance could be on
the order of kilometers. Such applications on this level might include satellites, aircrafts, and automobiles.
Optical interconnects also have important applications where the fibers must transmit information over
very far distances, such as transoceanic telecommunications. This recently developed technology could
have significant ramifications for many optical interconnect technologies in the future.
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AProcess Recipes and Parameters
A.1 Piranha Clean Recipe
The piranha clean is an all-purpose silicon-wafer cleaning solution. Table A. 1 lists the recipe used for the
clean. Glass boxes must be used during the piranha clean rather than teflon containers. When sulfuric acid
(H 2 SO 4 ) is mixed with hydrogen peroxide (H 2 0 2 ), a very exothermic reaction takes place. The solution
will start to bubble and the glass box will become very hot. Piranha cleans will etch GaAs wafers. GaAs
wafers can be subjected to piranha cleans if the surfaces are encapsulated with dielectric films such as sili-
con nitride.
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Step Clean Time
1 H2SO 4 :H 20 2 (3:1) 10 minutes
2 Deionized H20 Rinse 5 minutes
3 H2SO 4 :H 20 2 (3:1) 10 minutes
4 Deionized H20 Rinse 5 minutes
Table A.1: Piranha clean recipe.
84
A.2 RCA Clean Recipe
In order to remove inorganic contaminants, such as salts, and heavy metal atoms, from the surface of a
wafer, and organic contaminants, such as skin oil and lubricants, an RCA clean is used in standard practice
[43]. Table A.2 is the recipe used for the RCA clean of the silicon and SIMOX wafers.
SCI (Semiconductor Clean 1) has a composition of H 20:H20 2 :NH40H (5:1:1) and was heated to 80
'C before the wafers were placed in this bath. SC2 has a composition of H2 0:H2 0 2 :HCl (6:1:1). HF
(hydrofluoric acid) was used as a quick cleaning dip. RI (Rinse 1) was a dirtier rinse tank than R2. Once
the wafers were submerged in the deionized water from R2, the wafers were cleaned.
Table A.2: RCA recine.
Step Clean Time
1 SCI 10 minutes
2 R1 3 full cycles
3 HF 15 seconds
4 RI 3 full cycles
5 SC2 15 minutes
6 R2 3 full cycles
7 Spin Rinse Dryer (SRD) Until dry
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A.3 Nitride Deposition Parameters
Nitride is a dielectric which can be used as an encapsulating layer for the GaAs wafers. It could prevent the
desorption of arsenic from the wafer during high temperature anneals. Table A.3 lists the recipe used in the
Plasmasquest to deposit 200 A/min of nitride on the back of the GaAs wafers. Because the deposition time
was eight minutes, approximately 1600 A of nitride was deposited during each run. The bonding interface
side of each wafer was placed on a carrier wafer during each deposition in order to prevent the face from
getting scratched and in order to minimize the amount of contact the front face had with possible sources
for particulate contamination.
Table A.3: Parameters specified in nitride deposition process.
Parameter Step 1 Step 2
N2 (sccm) 6 6
SiH 4 (sccm) 55 55
Process Pressure (mTorr) 20 20
ECR System (Watts) 0 200
Chuck Temperature (Deg C) 80 80
Step Processing Time (s) 30 480
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A.4 Vitesse PECVD Oxide Deposition Parameters
The GaAs wafers supplied by Vitesse had approximately 3500A of silicon dioxide deposited on top of
approximately 200A of nitride through a PECVD system at 480 OC. The parameters of the system are listed
in Table A.4.
After the deposition the wafers were annealed to 700 'C for half of an hour in order to increase the film
quality.
Parameters Values
Temperature 480 0C
Power 120 (Watt)
Pressure 2.8 (Torr)
Silane (SiH 4) 51 (sccm)
Nitrous Oxide (N20) 1200 (sccm)
Table A.4: Parameters specified in Vitesse PECVD oxide deposition.
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A.5 BPSG Deposition Parameters
The gas flows for the BPSG (borophosphosilicate glass) deposition are listed in Table A.5. The BPSG was
deposited at 4000 C. After approximately 5000 A of the glass was deposited, the glass was densified at 925
C for 10 minutes in nitrogen, 15 minutes in oxygen, followed by 45 minutes in nitrogen gas.
Table A.5: Parameters specified in BPSG deposition.
Gases Gas Flows (sccm)
Oxygen (02) 136
Silane (SiH 4) 50
20 % Phosphane PH3/ SiH 4  45
Trimethyl borate (C3H9BO 3) 25
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A.6 CMP Parameters
The chemical mechanical planarization (CMP) parameters used to remove several hundred angstroms of
BPSG material are listed in Table A.6. The removal rate was approximately 69 A /s. The same parameters
were used to remove the PECVD oxide from the Vitesse wafers. The only differences was the polishing
time which was increased from 10 seconds to 18 seconds and the removal rate which decreased to approx-
imately 23 A/s.
Table A.6: Parameters specified on CMP and corresponding values.
Parameter Step 1
Time 10 (s)
Table RPM 25
Quill RPM 45
Down Force 3 (psi)
Temperature 0 (deg 'C)
Slurry 1 150 (ml/min)
Slurry 2 0 (ml/min)
Back Pressure 1(psi)
Deionized Water off
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